Abstract-We present a high-voltage CMOS neural-interface chip for a multichannel vestibular prosthesis (MVP) that measures head motion and modulates vestibular nerve activity to restore vision-and posture-stabilizing reflexes. This application specific integrated circuit neural interface (ASIC-NI) chip was designed to work with a commercially available microcontroller, which controls the ASIC-NI via a fast parallel interface to deliver biphasic stimulation pulses with 9-bit programmable current amplitude via 16 stimulation channels. The chip was fabricated in the ONSemi C5 0.5 micron, high-voltage CMOS process and can accommodate compliance voltages up to 12 V, stimulating vestibular nerve branches using biphasic current pulses up to with durations as short as 10
I. INTRODUCTION
T HE vestibular labyrinth of the inner ear senses head rotation and head orientation, driving reflexes that maintain stable vision and posture during head motion. The labyrinths' angular velocity sensors are toroidal semicircular canals (SCCs). The three SCCs in one ear are coplanar to those in the contralateral ear, forming three mutually orthogonal pairs, the horizontal pair (HZ) comprising the left horizontal (LH) and right horizontal (RH) SCCs, the LARP pair comprising the left anterior (LA) and right posterior (RP) SCCs, and the RALP pair comprising the right anterior (RA) and left posterior (LP) SCCs. The mutually orthogonal orientation of the pairs allows for any 3-dimensional head movement to be decomposed and projected onto the planes of each SCC pair.
Sensory hair cells located in each SCC ampulla transduce head movements, modulating the spike frequency of neuronal activity in the corresponding ampullary nerves. Afferent neurons from the six SCCs spontaneously fire at nonzero rates when the head is motionless, and they encode head angular velocity by either upward (excitatory) or downward (inhibitory) rate modulation of neuronal firing around this baseline rate. Head rotation in the plane of a given pair of SCCs elicits complementary changes in firing rates of afferents innervating the SCCs on either side of the head. For example, turning the head to the left will excite neurons innervating the LH SCC while inhibiting neurons innervating the RH SCC. These changes in firing rate are processed in the brainstem to generate control signals for extraocular muscles. These muscles are arranged in pairs that are approximately coplanar with the three pairs of SCCs, driving the 3-dimensional vestibulo-ocular reflex (VOR) and postural reflexes [1] .
Damage to an individual's vestibular labyrinths disables the VOR, causing blurry vision during head movements and consequent loss of visual acuity. It also causes postural instability, chronic disequilibrium, and reduced quality of life [2] - [4] . Currently, there is no adequate treatment option for individuals with severe bilateral vestibular deficiency (BVD) who fail to compensate despite vestibular rehabilitation exercises. However, the past decade has witnessed increasing interest in developing a vestibular prosthesis that can sense head motion and drive vestibular nerve fibers [5] - [17] . The Johns Hopkins Vestibular NeuroEngineering Lab's multichannel vestibular prosthesis (MVP) architecture comprises motion sensing circuitry, a microcontroller, and a neural interface (schematized in Fig. 1 and further detailed in [5] , [16] ). Motion sensor signals are converted to current pulses where magnitude, direction, duration, and timing are controlled by a microcontroller to generate variations in vestibular nerve afferent activity to emulate normal physiological encoding of head movement. (For review see [18] ). Fig. 2 represents the design progression of the MVP system. The 1st and 2nd generation MVP system (MVP1 Fig. 2 (a) Fig. 1 . Architecture for the Multichannel Vestibular Prosthesis (MVP) system. A mixed-signal application-specific integrated circuit neural interface (ASIC-NI) provides an interface to the afferent fibers located in each semi-circular canal (SCC) of the vestibular labyrinth. The chip incorporates 16 stimulation channels, each with its own 9-bit digital-to-analog converter (DAC) current source or sink. E1, E3, and E5 provide stimulation to the three SCCs, while E2 and E4 are the body and common crus reference electrodes respectively. 11 electrodes remain for expanding stimulation to the cochlea, utricle and saccule, and/or the opposite ear semicircular canals. and MVP2 Fig. 2(b) ) were designed with a semi-implantable approach, using a percutaneous connection between implanted electrodes and external motion sensors, processing circuitry, and the power source. The MVP2 requires this connection to deliver stimulation to the ampullary nerves. To avoid the issue of decoupling, which would cause loss of stimulation from the prosthesis and sudden onset of vertigo due to loss of baseline stimulation, the design goal for the next generation MVP (MVP3) is intended to be a fully implantable system. For fully implantable vestibular devices, size and power consumption are key considerations, driving need for custom, low-power integrated circuit (IC) design.
Multiple groups have recently reported on efforts to develop ASIC-based stimulators for incorporation into vestibular implants, including a system based on a field-programmable analog array [19] , a custom ASIC-based system including telemetry, power and stimulation management [20] - [22] and an ASIC-based system incorporating motion sensors [23] . Here we report on a complementary metal-oxide semiconductor (CMOS) application specific integrated circuit neural interface [ASIC-NI, Fig. 2(c) ] that was designed according to the MVP architecture [24] . This design provides the ability for pulsatile stimulation with pulses as short as 10 , amplitudes as high as 1.45 mA, and rates up to 12 kHz. The use of independent DACs in each of the 16 electrode channels allows for multipolar stimulation. The ASIC-NI is integrated with the MVP system by replacing the highlighted area of the MVP2 in Fig. 2(b) to create the MVP2A. With the ASIC-NI, the MVP system provides equivalent stimulation to previous MVPs, but with a notable size and power consumption reduction. This size reduction is a first step toward reaching our system size goal to use the existing hermetic can of an implantable cochlear implant [25] - [27] . Outlines of existing cochlear implants are shown in Fig. 2(d) for size comparison.
II. ASIC-NI DESIGN OVERVIEW
The ASIC-NI was designed to adhere to the existing control scheme of the MVP system. This custom design organizes the signals from the microcontroller, i.e., pulse amplitude, polarity, and timing, to efficiently produce the desired stimulation.
A. High Compliance-Voltage Programmable Current Stimulation
Delivering a given amount of charge per phase using short duration pulses achieves more selective stimulation of the vestibular nerve [28] and reduces the likelihood of timing clashes that occur with longer-duration pulses. However, achieving the desired charge per phase with short duration pulses requires higher current levels. This in turn demands the use of a relatively high compliance voltage and circuit elements that can withstand higher voltage levels. The MVP requirements for electrode impedance and stimulation current output range dictate that the neural interface chip operate at compliance voltages that exceed typical maximum voltages for standard CMOS processes. Therefore, the high-voltage OnSemi C5F/N CMOS process was used for design and fabrication of the ASIC-NI for the MVP. Compliance voltages of up to 12 V are achieved using this process by virtue of high-voltage (HV) transistors featuring lightly doped drains (LDD) and thick gate oxides.
Each stimulation channel is individually addressed and programmed by the external, commercially available microcontroller through a digital multiplexer. Inside each channel, a 10-bit buffer stores the 9-bit current amplitude and 1-bit current direction. A global STIM signal is used to activate all channels simultaneously and provide stimulation.
Each ASIC-NI stimulation channel consists of a 9-bit DAC, a partial current steering circuit to obtain bipolar pulses, and control registers. The 9-bit DAC is a unary type current source array laid out in a common centroid arrangement to minimize mismatch. Current source transistor sizes were computed using a statistical yield model based on fabrication process parameters in order to achieve maximal inter-channel matching within die area constraints [29] . Each DAC is programmed and activated independently for maximal stimulation flexibility.
To maximize battery life for a prosthetic stimulating device, the power consumption of the neuroelectronic interface must be limited. We implemented each stimulation sub-circuit using a partial current steering design similar to that described in [30] but realized using a high voltage, augmented differential pair amplifier with a wide range output stage (circuit and transistor sizes shown in Fig. 3 ). This stimulation sub-circuit maximizes charge delivery while keeping stimulus pulses brief enough to allow high pulse rates up to 12 kHz (using minimum pulse duration of 10 and minimum interphase gap (IPG) of 25 ). Low-voltage transistors were used in the current source array for their superior matching properties. High voltage cascode transistors were employed to shield these low-voltage transistors from large voltage swings. The differential pair [16] . The highlighted area on the MVP2 ( ) indicates discrete analog elements replaced by the (c) 64 QFN56A package for our Application Specific Integrated Circuit neural interface (ASIC-NI) and a photomicrograph of the fabricated chip in this package. The ASIC-NI allows for 48% size reduction in the MVP system sizewhich provides a significant first step to meet our system size design goals, shown in (d). The outlines in (d), drawn to scale with the MVP1 and MVP2, show the sizes of the hermetic cans of commercially available cochlear implants [25] - [27] . and standby path transistor are composed of HV transistors with gate signals constrained to a maximum of 5 V; thus, the maximum voltage the DAC can see during normal operation is 5 V.
The partial current steering circuit shown in Fig. 3 , provides three paths for current flow; one dummy path, one for cathodic pulses, and one for anodic pulses. When control registers for a channel are assigned for current stimulation but stimulation is not yet initiated, the DAC is activated and the current steering circuit is put on standby (stby). In this state, the programmed current is steered toward a low-voltage (5 V) dummy load. This allows a lower voltage on the dummy path transistor, yielding lower power consumption in standby mode and simultaneously allowing the DAC current output to relax from charge-up transients. When the signal to enable stimulation is received from the microcontroller, indicating the start of the biphasic pulse, the standby circuit path is disabled and one of the differential pair transistors is activated based on the current direction (dir) signal, which chooses either anodic or cathodic current stimulation output. A non-overlapping switching network is used to switch between the dummy output path and the actual electrode output. This method of partial current steering has been effectively used to minimize power in a similar neural simulator [30] . A differential pair is then used to steer the circuit into HV current mirrors, which either source or sink the programmed current into the electrode output, depending on the channel setting.
The impedance of the output stage measured from the results of the output simulation is approximately 1.8 GOhm. This was determined at a bias current of 300
and an output voltage of .
III. BENCH TEST METHODS AND RESULTS

A. ASIC-NI Bench Test Methods
Each ASIC-NI's stimulating channel's DAC was initially tested using a 5 V compliance voltage. All registers were cleared by a power cycle reset, and then output current levels were measured for each of the 16 channels for every possible 9-bit DAC command input. The DAC output current was measured using a Source Measurement Unit (SMU) with the output stage clamped at 2.5 V. Once DAC functionality was verified, tests were repeated with the compliance voltage increased to 12 V.
After integration of the ASIC-NI into a MVP2A system board (which includes off-the-shelf MSP430F149 microcontroller (Texas Instruments, Dallas, TX), supply voltage regulation, DC-blocking capacitors, and other components), stimulus current measurements were repeated with the device set to deliver 150
, biphasic, symmetric current pulses with amplitude ranging from 0-1.45 mA between pairs of electrodes immersed in isotonic saline (0.9% NaCl). Bare 90% Pt/10% Ir electrodes of contact area 51,000
(area equivalent to that of our in vivo electrodes, and therefore similar impedances) each were constructed by stripping Teflon™ insulation from the distal 200 of 75 diameter wires, each of which was connected to an ASIC current source or sink via a series combination of a 1 DC-blocking capacitor and a 10 Ohm sense resistor used for current measurement.
Power consumption of the ASIC-NI was measured using 10 Ohm sense resistors for each of the three power supply lines for the ASIC-NI (DVDD, AVDD, and ). Quiescent power consumption was measured with output current set to 0 across all ASIC-NI output channels. The instantaneous power consumption during a pulse output was measured at varying output currents, allowing for calculation of total operating power consumption based on current amplitude and duty cycle of pulse output. Table I summarizes bench performance results for the ASIC-NI. The DAC current output was measured and differential non-linearity (DNL), and integral non-linearity (INL, also termed relative accuracy) were calculated for all channels ( ) on one ASIC-NI chip with a 12 V compliance voltage. Representative data from one output channel is shown in Fig. 4 . Using a best-fit method, the DNL magnitude is (LSB), and the maximum INL deviation from ideal was 5 LSB.
B. ASIC-NI Bench Test Results
1) ASIC-NI Performance:
The output current settling time was measured using the maximum current output for the chip to calculate a worst case settling time. Both rise and fall times averaged . ( , four channels on each of three separate chips). This fast current settling time allows for short duration pulses with a main- This was recorded with Vcomp set to 12 V and maximal current output at 1.2 mA. Current output was measured using a Source Measurement Unit with the ASIC-NI output clamped at 2.5 V. Over the full range of DAC operation, the output is highly linear (top), differential non-linearity error (DNL, middle) is , and integral non-linearity (INL, bottom) remains within 5 LSB of ideal. The linearity in the DAC is more than adequate for the intended application of the DAC as a programmable interface for a prosthesis.
tained square pulse shape. The shortest pulse duration possible with the ASIC is 10 .
The ASIC was designed to be used with DC-blocking capacitors to maintain charge balance between biphasic pulses. The charge balance between the cathodic and anodic phases without the DC-blocking capacitors was measured across five sourcesink pairs on two separate ASICs. Data was collected from the ASIC output for 10 seconds, with each pair programmed at 100 pps, 150
, 120 IPG, at four different current amplitudes. The average difference in charge delivered between the cathodic and anodic phases without the DC-blocking capacitors is . Current output channel isolation was measured by delivering a 1 kHz square pulse from one channel while all other channels were off. The frequency content seen at the output of neighboring channels was measured to quantify channel isolation. The average channel isolation was , measured over all channels on two ASICs. Fig. 5 shows the DAC current output amplitude from three channels on each of three ASIC-NIs for 15 individual DAC input codes (between 0-511) as the compliance voltage is increased from 5 V up to the maximum 12 V. At low compliance voltages, the current output begins to saturate. With the high compliance voltage, the DAC is nearly linear over a wider range and achieves higher current output. The difference in maximum current magnitude between Figs. 4 and 5 is due to differences in measurement procedure. For Fig. 4 , the output node of the ASIC-NI was clamped at 2.5 V with an SMU. For Fig. 5 , a more realistic experimental set-up using electrode wires in saline, was used to measure the current output.
2) MVP System Size: Replacing multiple discrete and offthe-shelf components of the MVP2 with the ASIC-NI significantly decreased the size of the MVP system (Fig. 2) . Whereas the MVP2 represents only a 12% reduction in circuit board area from the first generation MVP1 [ Fig. 2(a) ], the MVP2A replaced all of the MVP2's stimulation circuitry [highlighted 
. The current output saturates as current is increased when using a below 8 V. Standard deviations (thin line) ranged from to of the current magnitude. All values were collected using the same pulse rate and pulse duration.
area of 866 in Fig. 2(b) ] with the 8 mm 8 mm packaged ASIC-NI, yielding a 48% further reduction in the system board area. With the integration of the ASIC-NI [photomicrograph shown in Fig. 2(c) ] and use of hybrid technology for mounting an unpackaged ASIC and other system components, we aim to have future designs toward a finalized system fit in the hermetic enclosure of an existing cochlear implant [ Fig. 2(d) ].
3) ASIC-NI Power Consumption: The ASIC-NI consumes ( ) during quiescent conditions when all channels are set to 0 amplitude. A linear regression ( ) of measured instantaneous power consumption during current output against current amplitude, showed an overall increase from of 1.2 mW due to ASIC-NI operation, and an additional 0.02 mW per of pulse output. With the typical parameters used for MVP stimulation, 94 pps on 3 channels with biphasic pulses of 150 (giving a duty cycle of 8.5%), and 120 amplitude, the ASIC-NI power consumption is calculated to be 7.7 mW.
The ASIC-NI replaces circuitry in the MVP2 that consumed (based on specifications of the off-the-shelf components used). For the entire MVP system, the inertial sensors remain the highest source of power consumption; however, improvements in MEMS technologies continue to achieve decreased power consumption for motion sensors. The optimized design of the ASIC-NI decreases the overall power consumption of the MVP2 system from 70 mW in the MVP2 [16] to 58 mW in the MVP2A. Despite the high power consumption of the inertial sensors used with the MVP2A, incorporation of the ASIC-NI enables production of a MVP with lower power consumption and, equivalently, longer device run time on a given battery's full charge.
4) Multipolar Stimulation:
The ASIC-NI's multiple current sources enable it to perform stimulation paradigms more complex (and potentially more physiologically effective) than the symmetric biphasic pulses most neuroelectronic prostheses Fig. 6 . Two delayed pseudo-monophasic multipolar pulses for current steering [46] using four of the 16 stimulus output channels from the ASIC-NI, delivering pulses at 1 kHz. Although, the MVP uses a mono-polar configuration with charge-balanced, symmetric, biphasic pulses for stimulation this demonstrates the versatility in using the ASIC-NI. First phase: 150 with the main stimulating source supplying a 1.2 mA cathodic pulse (bottom trace), while return electrodes steer current at 60%, 30%, and 10% returns of the total source. Interphase gap (IPG): 50 ; Second phase: 450 pulse width, main current source at 400 to maintain charge balance and return electrodes. Each channel's load was a 120 sense resistor in series with a 1 coupling capacitor connected to a 75
Pt-Ir wire electrodes with Teflon-insulation stripped 0.2 mm and placed in normal saline (0.9% NaCl).
employ. For example, the ASIC-NI can deliver delayed-pseudomonophasic multipolar current pulses at 1 kHz (Fig. 6) , in which excitatory current passed by a single cathodic electrode near the target neural tissue is returned in different proportions to each of three anodic electrodes, redirecting the current field away from nontarget neurons. In Fig. 6 , each trace displays the output of one of four electrodes; the bottom trace provides the main, cathodic first, stimulation while the top three act as the return electrodes to steer current of different magnitudes to the respective electrodes sites.
IV. PHYSIOLOGICAL TEST METHODS AND RESULTS
A. Physiological Test Methods
After bench testing confirmed that the ASIC-NI met design specifications, performance of the MVP2A system was quantified during physiological studies of prosthetic stimulation in a vestibular-deficient rhesus monkey (F060738RhG; Macaca mulatta; 6-12 kg). The purpose of this experiment was to directly compare physiological responses achieved using the MVP2A system with those elicited by an existing and already well-characterized multi-channel vestibular prosthesis based on commercial off-the-shelf components, the MVP2 [16] . All animal experiments were performed in accordance with a protocol approved by the Johns Hopkins Animal Care and Use Committee, which is accredited by the Association for the Assessment and Accreditation of Laboratory Animal Care, and consistent with European Community Directive 86/609/EEC. 1) Surgical Overview: Surgical methods have been previously described in detail [16] . In brief, under general anesthesia (isoflurane, 1.5%-5%), the monkey was fit with a cylindrical plastic chamber secured to the cranium and aligned with the mean horizontal SCC axis. Two mutually orthogonal Teflon™ coated stainless steel wire coils were surgically affixed to the sclera of the right eye to permit precise measurement of 3-dimensional rotational position using the search coil technique [31] , [32] . The distal aspects of a MVP2 electrode array were implanted into the three ampullae of the left labyrinth via a transmastoid approach and run to a percutaneous connector embedded in dental acrylic within the protective plastic chamber [16] . The electrode array comprised 11 electrodes: three electrodes per ampulla (which were positioned as close as possible to the ampulla's neurosensory epithelium), a distal reference (placed in musculature outside the temporal bone) and a "near" reference inserted into the common crus of the labyrinth. Details on the electrode array can be found in [16] . Electrode impedance measured around the time of the experiment of the three stimulating electrodes was 5 kOhms -6 kOhms (measured with a 20 kHz square wave delivered across electrode leads). After recovery from the surgery, natural vestibular sensory function in the implanted ear was ablated via unilateral intratympanic injection of gentamicin (26.7 mg/mL, buffered with bicarbonate to neutral pH, dwell time 30 minutes under general inhalational anesthesia). This regimen has been proven effective at reducing the function of vestibular hair cells to cause a near-total failure of vestibulo-ocular reflexes [33] - [35] .
2) Stimulation Protocol: The monkey was placed in a primate chair enclosure, using the head chamber as a means for atraumatic head restraint during the experiment. The monkey was kept in complete darkness during the experiment to avoid visual cues that would otherwise suppress or enhance VOR responses. The monkey was free to move its body and limbs within the enclosure, but its head remained stationary throughout the experiment to ensure that VOR responses observed were solely due to prosthetic electrical stimuli, which were delivered by the prosthesis with timing and amplitude appropriate to engender vestibular nerve activity that would typically occur in a normal animal during head rotation. Because the head was kept stationary, the microcontroller was programmed to replace signals from the MVP's gyroscopes with sinusoidal pulse-frequency-modulating waveforms that occurred independent of actual head movement, encoding virtual sinusoidal head rotations of 50 degrees per second (dps) at 0.1, 0.2, 0.5, 1, 2, and 5 Hz rather than actual movements of the head.
Current amplitude for each SCC electrode was optimized to maximize eye movement response slow-phase velocity while minimizing misalignment of the 3-dimensional VOR (which would indicate current spread to non-target branches of the vestibular nerve) and ensuring the absence of facial twitching (which would signify spurious activation of motor neurons in the nearby facial nerve). These optimized amplitudes ranged from 100-200 , depending on the electrodes used. Both the MVP2A and the "gold standard" MVP2 delivered charge-balanced, cathodic-phase-first, 150 biphasic pulses with a 120 interphase gap. Pulse rates were modulated over a range of 68-130 pulses/s (pps) using a sinusoidal modulating waveform passed through a sigmoidal operating curve designed to emulate the normal encoding of head velocity into afferent neuron firing rate that is characteristic of normal rhesus monkey vestibular afferent neurons [5] , [16] , [36] . Parameters describing the operating curve parameters using the scheme in [5] were:
, baseline pulse rate 94 pps, and maximum pulse rate 350 pps. The range of stimulus pulse rates used was approximately equivalent to those that the MVP2 would typically generate during a sinusoidal head rotation with 50 peak velocity. At the outset of the experiment, baseline stimulation at 94 pps was applied asynchronously to each of the three SCCs while the monkey remained still in a well-lit room with a visually rich scene. At the onset of baseline, nystagmus was apparent with slow phase eye movements away from the prosthetically stimulated ear (and rapid nystagmus "quick phases" resetting the eyes back near the center of their range of travel). This is typical immediately after the sudden onset of a large asymmetry in aggregate afferent firing rates on vestibular nerves from the two ears. However, the animal being tested had experienced such transitions enough times during prior experiments to develop the ability to rapidly adapt (such context-specific adaptation is also seen in humans exposed repeatedly to rapid changes in vestibular or visual input [37] , [38] ), so within 20 min of exposure to the baseline prosthetic stimulus in room light, her slow phase nystagmus faded to less than , consistent with central vestibular nervous system neurons adapting to correct for the asymmetry (a process known as vestibular compensation [1] ).
At this point, trials of stimulus pulse rate modulation began. Prior to modulating the pulse frequency for a given stimulus trial, eye position was confirmed to be within 10 of center via direct observation using an infrared camera. The camera was turned off when modulation began to ensure no visible light from the camera's LEDs interfered with VOR responses. At least ten cycles were completed for each stimulation parameter set, for each of the three SCC's. Pulse frequency was modulated for one electrode channel (and SCC) at a time; the other two were kept at baseline stimulus rates.
3) Eye Movement Recording and Analysis: Physiological responses to prosthetic stimulation were characterized through measurement of 3-dimensional (3D) VOR eye movements using a magnetic scleral eye coil system that has been described in detail in [31] , [32] , [39] . Briefly, three pairs of wire coils were attached rigidly around the monkey chair, energized with sinusoidal currents at mutually prime frequencies, and oriented to generate three mutually orthogonal magnetic fields aligned to the head's nasooccipital , interaural and superoinferior axes. Fields generated by these coils in turn induce currents in each scleral coil that can be demodulated to yield signals proportional to the angle between the scleral coil's axis and the axis of each pair of field coils. By using two approximately orthogonal coils affixed to one eye, one can obtain the eye's 3D rotational position (with respect to a starting reference) and angular velocity through 3D rotational kinematics analysis using well-established methods described in detail in [40] - [42] . Trials including blinks were removed prior to further analysis. Positive and negative half-cycle gains (i.e., slow phase eye velocity divided by virtual head velocity during the excitatory or inhibitory cycles, respectively) were computed for responses to stimuli delivered by either of two systems: the standard MVP2 or the new MVP2A system. 
B. Physiological Results
A side-by-side comparison of cycle-averaged eye movement responses to 1 Hz stimulation delivered either by the MVP2 or the MVP2A is presented in Fig. 7 . These eye movements were measured during 1 Hz sinusoidally pulse-frequency-modulated stimulation between 68 and 130 pps (comparable to the modulation of natural afferent firing rates during a 50 peak sinusoidal rotation in a normal monkey [36] ). Delivered stimulation to electrodes implanted in the left horizontal SCC elicited predominantly eye movements in the horizontal plane [ Fig. 7 (gains from 0.04-0.28). Standard deviations of all eye velocities were less than at each data point. The ratio of the VOR gains elicited by the MVP2 to those by the MVP2A was used in a -test of the hypothesis that the ratios come from a distribution with a mean equal to 1 (where a ratio of 1 implies the same VOR gain for each device). The -test indicated the null hypothesis that the mean of the ratios is equal to 1 cannot be rejected at the 5% significance level, suggesting no detectable difference between VOR gains produced by the MVP2 versus the MVP2A ( , 95% ).
V. DISCUSSION
The first generation MVP1 [ Fig. 2(a) ] was designed for initial proof of concept experiments in animals receiving chronic multichannel stimulation of vestibular afferents. While it proved effective for that purpose [5] , its 100 mW power consumption and 31 mm 31 mm 11 mm size are both large compared to cochlear implants currently used in clinical practice [40] - [42] . The MVP2 [ Fig. 2(b) ] increased the number of possible electrode outputs and decreased size and power consumption to 29 mm 29 mm 5 mm with 70 mW, respectively, but to create a fully implantable device, further size and power reductions are needed [16] .
Development of the ASIC-NI [ Fig. 2(c) ] is the first step in realizing our 3rd generation MVP (MVP3), which aims to be a fully implantable system that can fit into an existing cochlear implant hermetically sealed can [outlines pictured in Fig. 2(d) ]. While the MVP2A system uses a commercially available microcontroller, further minimization could be accomplished by integrating the ASIC-NI with an on-chip microcontroller or a separate microcontroller mounted atop a hybrid substrate. This would avoid use of the 8 mm 8 mm QFN package, shown in Fig. 2(c) , which was chosen to simplify initial testing in the present design iteration. While ASIC-NI integration reduced the existing MVP system power consumption by 17%, off the shelf motion sensors are still the dominant factor in power consumption. Fortunately, market forces driven by the consumer products industry continue to drive the size and power consumption of inertial motion sensors downward. With the replacement of existing MVP2 motion sensors (45 mW [16] ) with a new Invensense MPU9250 sensor ( [43] ) as well as the development of the ASIC (7.7 mW) replacing ( off the shelf components as determined by product specification documents), the overall power consumption can be reduced even further.
With 16 independent, accurate, and highly linear 9-bit DAC output channels that each produce up to across a load impedance of (measured with a 20 kHz square wave delivered across electrode leads) and can be activated simultaneously to generate multipolar stimulus profiles that steer current toward target fibers while steering it away from nontarget fibers, this ASIC-NI realization is well suited for prosthetic vestibular stimulation. The extended current range and additional electrodes provide opportunities to build upon the current prosthesis design to include multipolar stimulus configurations, stimulation of otoconial sensory organs (to encode linear accelerations and head orientation), stimulation of the semicircular canals in both ears, or to create a hybrid device that restores both cochlear and vestibular sensation (e.g., using eleven electrodes for the cochlear array, three electrodes for vestibular array, and two reference electrodes). Moreover, the ASIC-NI can also serve as a general purpose neuroelectronic interface for devices intended to stimulate other parts of the nervous system.
The ability to use a compliance voltage of up to 12V was realized with the high-voltage OnSemi C5F/N CMOS process, which employs HV transistors. While the high compliance voltage was specified to allow delivery of very brief stimulus pulses via the relatively small electrodes (such as those we have previously used in chinchillas [28] , [44] and prior experiments with rhesus monkeys [45] ), in the present study we typically observed robust responses to stimuli with pulse widths of 150 and current levels of 100-200 delivered across a load impedance of (measured with a 20 kHz square wave delivered across electrode leads). A compliance voltage below 5 V could achieve these current levels and would have the advantage of allowing us to use a more generic CMOS process to fabricate the ASIC-NI and remove the need for a step-up convertor to generate a 12 V source. However, using a high compliance voltage offers some compensating advantages, because it allows delivery of sufficient charge during a shorter duration stimulus pulse. Stimulus pulses that are relatively brief and high current incur fewer timing clashes, require less charge per phase to excite vestibular afferents [44] and are more effective at stimulating cochlear afferents when incorporated into pseudo-monophasic, cathodic-first stimulus paradigms [46] .
As is evident in Figs. 7 and 8, MVP2A stimulator and the MVP2 yielded very similar outcomes during in vivo experiments. This is not surprising, because bench tests demonstrated that both systems deliver the same stimulus current waveforms. Results for both stimulators also exhibit aspects that exemplify challenges that merit additional research to optimize electrode placement and stimulus protocols. Responses to stimulation of left posterior SCC afferents consistently produced larger magnitude eye responses in the corresponding RALP direction, compared to stimulation targeting the left anterior and horizontal SCCs. This larger response is due to the greater selectivity with which current can be delivered to the posterior SCC's ampullary nerve branch (which is relatively far from other vestibular nerve branches) compared to the anterior and horizontal SCCs' nerve branches (which are very close to each other, constraining the magnitude of current pulses that can be delivered without spurious activation of the other afferents).
Responses also exhibit a pronounced excitation-inhibition asymmetry, with responses to excitatory stimuli (representing head rotation toward the implanted ear) being larger than responses to inhibitory stimuli (representing head rotation away from the implanted ear). Excitation-inhibition asymmetry is a normal feature of many stages in the neural circuitry underlying the vestibulo-ocular reflex, most notably in vestibular afferent neurons' larger dynamic range for excitation (which can drive action potential rates from the baseline to more than 400 spike/s) compared to inhibition (which can only down-modulate firing rates to zero). This inherent asymmetry is exacerbated during prosthetic stimulation because down-modulation of the rate of exogenously applied stimulus pulses cannot drive afferent spike rates below a floor set by nonzero spontaneous discharge rates [47] . Methods currently under study to reduce this asymmetry include bilateral implantation [48] , [49] , rehabilitation paradigms [50] , [51] , "safe DC" stimulation [52] and concurrent modulation of stimulus pulse amplitude and frequency [44] , [45] . The ASIC-NI is especially well suited to enact the latter strategy, because its high compliance voltage allows delivery of brief, high current pulses.
The ASIC-NI presented in this paper provides a first step toward an MVP3 while maintaining compatibility with the existing MVP2 architecture. As ASIC-NI development continues, additional features can be integrated along with design changes that further reduce system size and power consumption. We envision an enhanced ASIC-NI that includes an integrated, on-chip microcontroller and an amplifier for neural response recording and measurement of electrode impedances in vivo. Addition of a telemetry unit, hermetic encapsulation, implantable battery and power management will be key components needed to complete a fully implantable system.
